

# Precharacterisation of Si/SiGe Qubit Shuttling Devices at 4 Kelvin

2023 GQL IRTE Intern: Sammy Umezawa

2023 GQL IRTE Intern Affiliation: Electrical and Computer Engineering, UC Santa Barbara

2023 GQL IRTE Principal Investigator: Dr. Lars Schreiber

2023 GQL IRTE Program Location: RWTH Aachen, Aachen, Nordrhein-Westphalia, Germany.

Primary Sources of Research Funding: 2023 Global Quantum Leap

International Research Training Experience (GQL IRTE) Program

Contact: sammyomezawa@gmail.com, schreibr@physik.rwth-aachen.de

Website: <https://www.globalquantumleap.org/>

## Abstract:

Semiconductor-based quantum computing continues to attract attention due to their promising scalability and the extraordinary technological prospects associated with many-qubit quantum computing.

Semiconductor spin qubits in Si/SiGe heterostructure quantum dots have been extensively studied in the past decade. Recent work focuses on achieving robust coupling of the spin qubits across long distances, otherwise known as shuttling. In the context of spin shuttling research, precharacterisation refers to a set of preliminary screening operations on batches of shuttling devices with different Si/SiGe heterostructure designs. Conducted at 4 Kelvin, precharacterisation identifies the best suited devices for the 10 mK experiments studying electron charge shuttling and electron spin shuttling. This report presents an overview of the device parameters, the operation details, and the key results of precharacterisation.

**Introduction.** Silicon-based electron spin qubits have shown promise as a platform for quantum computers. Electron spin affords a two-level system required of a qubit via its spin up and down states [1] and maintains long spin coherence times due to its low magnetic coupling to external environments [2]. In addition to these advantages, the development of semiconductor electron spin state initialization, readout, and control techniques [3–5] and spin qubit gates on the silicon platform [6, 7] make silicon-based electron spin qubits satisfy the DiVincenzo criteria considered necessary for the physical realisation of qubits [8].

The spin qubit programme set forth by DiVincenzo and Loss via electrostatically-defined quantum dots [1] is pursued not only for its feasibility but also its prospect of scalability. The roughly 100 nm size of a single QD spin qubit system and the compatibility of silicon-based qubit systems with industry-scale, silicon nanotechnology infrastructure could lead to surpassing the one-million qubit benchmark necessary to perform major quantum algorithms [9]. Despite these prospects, there currently exists a severe upper limit on the density of spin qubits on a semiconductor chip known as the wiring bottleneck [10] or signal-fanout problem [11]: there is not enough space to accommodate for the networks of qubit control lines connecting qubits to control electronics. The need for transmitting control signals to electrostatic gates to conduct computation and error correction, the need for regular readout of spin states to verify state fidelity, and the requirement for no two qubits to share connection lines [9].

One countermeasure actively being researched is to couple spin states across distances at least a few microns or longer, henceforth referred to as ‘spin shuttling’ [11].

If spin qubits could be spatially spread out while maintaining their coherence, this will demonstrate increased feasibility of many-qubit silicon quantum computers. Dr. Schreiber’s team within the RWTH Aachen Quantum Technology Group focuses on the design, fabrication and measurement of electrostatically defined quantum dot devices comprising of metal gates on planar Si/SiGe heterostructure to achieve spin shuttling. The goal of this report is to describe a subsection of the measurement aspect known as ‘4K precharacterisation’.

**Precharacterisation.** The spin qubits are formed from confined electrons in a two-dimensional electron gas (2DEG) formed in a quantum well in the conduction band of a layer of silicon strained between a two, much thicker layers of Si<sub>0.7</sub>Ge<sub>0.3</sub> alloy. More specifically, there is a channel of interlacing gates (channel gates) with one single-electron transistor (SET) on each end (left SET and right SET). The SETs are also controlled by gates (top, barrier, and plunger gates). These electrostatic gates fabricated above the heterostructure facilitate the voltage manipulations required for the accumulation and depletion of the 2DEG in the SET and channel, which corresponds to the formation and manipulation of single or few-electron quantum dots.

With applied magnetic fields and an additional voltage pulse signals, the spin-degenerate states of these confined electrons could be separated and manipulated, but this is beyond the scope of 4K precharacterisation. 4K precharacterisation focuses on screening for the best devices to conduct the actual spin-shuttling experiments. After the devices are thermally coupled to 4K liquid helium and electrically connected to measurement instruments, spin-

shuttling experiments are recommended only for the devices that could satisfy the following criteria near perfectly or perfectly [12]:

1. **SET Characterisation.** A 2DEG could be accumulated and a voltage with a stable saturation current could be specified (henceforth referred to as “pinching-off the 2DEG”) after sweeping the voltages of the electrostatic gates. Each SET has an associated top gate, barrier gates, and plunger gates. For each subgroup of gates, the ability to pinch-off the 2DEG is verified. The current stability at the pinch-off voltage is verified over a time interval of 60 seconds.
2. **Channel Characterisation.** A current path could be accumulated through the channel. One SET is biased, and the channel gates are swept until some current from the biased SET flows through the channel into the unbiased SET on the other side. Additionally, each channel gate can be swept alone and still facilitate this current flow.

If all subgroups of SET gates and every channel gate could influence the potential of the 2DEG, then the device is much more likely to be able to handle the complex voltage pulses used to form single and few-electron quantum dots.

**Results.** Out of 30 devices from 6 different heterostructure designs, 3 perfect devices and 7 roughly perfect devices were identified and placed in a queue for the shuttling experiments. Other lab members also conducted precharacterisation on roughly 60 devices in the previous four months.

In order to make statistical analysis of the performance of each heterostructure design, the data collected for all devices were organised into a .csv file. A plotting program was written to parse the .csv file entries and yield scatter plots and histograms based on any number of parameters from the following: Heterostructure Batch, Supplier, Design, LSET Pinch-Off Voltage, RSET Pinch-Off Voltage. Two sample plots are shown in Figures 1 and 2.

**Conclusion.** As data for different heterostructure designs accumulates, better correlations could be made between a heterostructure design and some quantity for SET or channel gate performance. The program for parsing the .csv file could be expanded to store any number of quantitative information from any of the precharacterisation tests. Consequently the plotting program could be expanded to accept more axes choices.




FIG. 1. Scatter plot of the Left SET pinch-off voltages for a sample of devices from a variety of suppliers denoted by colour.




FIG. 2. Histogram of the Right SET pinch-off voltages up to a user-specified maximum voltage and a user-specified heterostructure design of interest.

Although there is not enough data to make conclusive remarks about the strengths and weaknesses of each heterostructure design with respect to 2DEG accumulation and quantum dot formation, this project drastically simplifies the interpretation of data hitherto gathered.

**Acknowledgements:** The author gratefully acknowledges support from principal investigator Dr. Lars Schreiber and mentors Toby Offermann, Dr. Arnau Sala, and Mats Volmer at the JARA-FIT Institute for Quantum Information in RWTH Aachen for their extensive guidance throughout the project. T.O. and A.S. wire-bonded the shuttling devices and attached them to the printed circuit board testing dipstick. T.O. wrote the version of the precharacterisation script the author used to control gate voltages and to plot measurement devices. This work was supported by Global Quantum Leap’s International Research Training Experience (GQL IRTE) through the NSF AccelNet program under award numbers OISE-2020174 (U. Minnesota) and OISE-2020184 (Cornell University). The author gratefully acknowledges GQL Director and Professor Steven Koester at University of Minnesota and GQL Administrator Jordan Schwed for their logistical support during the internship. The author thanks Professor Hendrik Bluhm, Tom Struck, and Ran

Xue at JARA-FIT IQI (RWTH Aachen) for valuable input and discussions.

- 
- [1] D. Loss and D. P. DiVincenzo, *Physical Review A* **57**, 120–126 (1998).
- [2] G. Burkard, T. D. Ladd, A. Pan, J. M. Nichol, and J. R. Petta, *Rev. Mod. Phys.* **95**, 025003 (2023).
- [3] J. M. Elzerman, R. Hanson, L. H. Willems van Beveren, B. Witkamp, L. M. Vandersypen, and L. P. Kouwenhoven, *Nature* **430**, 431–435 (2004).
- [4] F. H. Koppens, C. Buizert, K. J. Tielrooij, I. T. Vink, K. C. Nowack, T. Meunier, L. P. Kouwenhoven, and L. M. Vandersypen, *Nature* **442**, 766–771 (2006).
- [5] J. R. Petta, A. C. Johnson, J. M. Taylor, E. A. Laird, A. Yacoby, M. D. Lukin, C. M. Marcus, M. P. Hanson, and A. C. Gossard, *Science* **309**, 2180–2184 (2005).
- [6] J. Yoneda, K. Takeda, T. Otsuka, T. Nakajima, M. R. Delbecq, G. Allison, T. Honda, T. Kodera, S. Oda, Y. Hoshi, N. Usami, K. M. Itoh, and S. Tarucha, *Nature Nanotechnology* **13**, 102–106 (2017).
- [7] M. Veldhorst, C. H. Yang, J. C. Hwang, W. Huang, J. P. Dehollain, J. T. Muhonen, S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, and et al., *Nature* **526**, 410–414 (2015).
- [8] D. P. DiVincenzo, *Fortschritte der Physik* **48**, 771 (2000).
- [9] L. M. Vandersypen, H. Bluhm, J. S. Clarke, A. S. Dzurak, R. Ishihara, A. Morello, D. J. Reilly, L. R. Schreiber, and M. Veldhorst, *npj Quantum Information* **3** (2017), 10.1038/s41534-017-0038-y.
- [10] A. Zwerver, S. Amitonov, S. de Snoo, M. Madzik, M. Rimbach-Russ, A. Sammak, G. Scappucci, and L. Vandersypen, *PRX Quantum* **4** (2023), 10.1103/prxquantum.4.030303.
- [11] I. Seidler, T. Struck, R. Xue, N. Focke, S. Trellenkamp, H. Bluhm, and L. R. Schreiber, *npj Quantum Information* **8** (2022), 10.1038/s41534-022-00615-2.
- [12] M. Beer, *Optimized Device Design for Long Range Coherent Electron Spin Shuttling in Si/SiGe*, Master’s thesis, RWTH Aachen, Aachen, Germany (2022).